Synchronous interfaces involve a single clock domain and are relatively easy to design. However, at times, it is advantageous and necessary to have an asynchronous interface between peripherals for ...

Frontline's CycleDrive lets you do register-transfer and gate-level Verilog cycle-based simulation on your chips. By automatically partitioning the design into synchronous and asynchronous parts, ...